Abstract-Security in true random number generation in cryptography is based on entropy per bit at the generator output. The entropy is evaluated using stochastic models. Several recent works propose stochastic models based on assumptions related to selected physical analog phenomena such as noise or jittery signal and on the knowledge of the principle of randomness extraction from the obtained analog signal. However, these assumptions simplify often considerably the underlying analog processes, which include several noise sources. In this paper, we present a new comprehensive multilevel approach, which enables to build the stochastic model based on detailed analysis of noise sources starting at transistor level and on conversion of the noise to the clock jitter exploited at the generator level. Using this approach, we can estimate proportion of the jitter coming only from the thermal noise, which is included in the total clock jitter.
I. INTRODUCTION
Random number generation is a critical issue in numerous cryptographic applications: it is used for generation of initialization vectors, challenges, nonces and confidential keys. A flaw in security of the random number generation impacts directly the security of the whole cryptographic system. Random number generators are classified into two main categories: deterministic random number generators (or deterministic random bit generators) and physical true random number generators (P-TRNG). While the deterministic generators are based on algorithmic processes, the P-TRNGs exploit noisy analog phenomena in electronic devices to produce random bit streams. The vulnerability of the P-TRNG to non-invasive attacks has been recently highlighted in [3] and [4] . Thus, designers should take into account such vulnerabilities in order to increase the robustness of the generators against attacks. Currently, the security assessment of the P-TRNG is based on both robustness of the source of entropy and on on-line execution of simple tests of the source of randomness, which are adapted to the structure of the generator. Concerning the first security objective (robustness), the generator principle must ensure that the randomness in the generated sequence is due to the desired noisy physical phenomenon that is not manipulated. Concerning the second security objective (detection of attacks), the dedicated tests are based on a design specific stochastic model, which describes the behavior of the generator. Several recent articles such as [5] , [6] , [7] , [8] and [9] proposed such descriptions. Most of these models are based on assumptions that are difficult or impossible to validate. In this paper we propose to refine existing models by taking into consideration the electronic randomness sources at transistor level. Such a refinement will allow us to show that assumptions of existing models can be considered to be incomplete.
The paper is organized as follows: in Section 2 we analyse existing P-TRNG stochastic descriptions and we position our contribution in the state of the art. Our contribution is presented in details in Sections 3 and 4. We conclude the paper by a discussion concerning the impact of presented results on existing P-TRNG stochastic models.
II. ANALYSIS OF EXISTING P-TRNG STOCHASTIC MODELS
A. Characteristics of a P-TRNG according to AIS31
According to AIS 31 [10] , a P-TRNG is composed of three entities as depicted in Fig 1. • The entropy source is the core of the P-TRNG, it is defined as the electronic circuit generating a raw random analog signal (RRAS).
• The digitizer transforms this analog signal into a raw binary sequence.
• The post-processing block executes a determinist algorithm. This algorithm may be applied to the raw binary sequence in order to increase its entropy per bit (algebraic post-processing) and/or to increase security (cryptographic post-processing). The choice of the entropy source and of the digitizer can change from one P-TRNG to another. However, almost all P-TRNGs implemented in logic devices exploit random variations of delays in logic gates.
B. Analysis of existing P-TRNG stochastic descriptions
Recent works ( [5] , [6] , [7] , [8] and [9] ) proposed stochastic descriptions of the raw binary sequence generated by different kinds of P-TRNG. In [5] , Bernard et al. proposed a model of the raw binary sequence generated by a PLL-based P-TRNG. A similar work was performed by Amaki in [6] and Baudet in [8] in case of P-TRNG based on classical ring oscillators. In these two cases, the authors describe first the behavior of the RRAS (model of the entropy source). This description is based on assumptions on the RRAS and take as an input at least one parameter representing the jitter distribution. This description is then combined with a model of the digitization process in order to provide a stochastic description of the raw binary sequence. This description allows to determine the theoretical value of the entropy per bit before the post-processing. The above described approach is depicted in Fig. 2 . During our experiments and study of entropy sources, we found out that assumptions (e.g. independence of jitter realizations) that were used in most of TRNG stochastic models did not correspond to the reality and that they needed some important adjustments. The precision of models is very important for good entropy estimation and thus for security evaluation of the TRNG.
C. Our contribution to the state of the art Our contribution consists in refining the existing approaches in TRNG stochastic modeling. We propose to replace the assumptions on the raw random analog signal by a model obtained following a careful study of physical analog phenomena (i.e. the entropy source) at transistor level. This proposal, denoted as the multilevel approach, is presented in Fig. 3 . In our approach, we replace the difficulty of verifying high level assumptions by stronger and well validated low level assumptions based on semiconductor physics, which are used to characterize electronic noises (i.e. the sources of entropy). In particular, we pay attention to the process which transforms these noises at transistor level into RRAS. The analysis of this process combined with the theory of the noise generation at transistor level allows us to describe more precisely the behavior of the RRAS signal. Most P-TRNGs, which are modeled in the state of the art, exploit the delay variation of logic gates (i.e. the jitter). In order to evaluate the commonly used approach from Fig. 2 , we will study the origin of the jittery clock behavior and its impact on the RRAS, when this clock is generated by a classical ring oscillator (depicted in Fig. 4 ) used as the entropy source.
III. ANALYSIS OF THE RRAS IN RINGS OSCILLATORS
Numerous P-TRNGs based on classical ring oscillators have already been published in the literature. Some recent works [6] , [8] focused on the proposal of a stochastic description of the raw binary sequence generated by a simple P-TRNG based on classical ring oscillators -a kind of elementary ring oscillator based TRNG (eRO-TRNG). The eRO-TRNG is depicted in Fig. 4 . The eRO-TRNG is made of two classical ROs. The RRAS is assumed to be the relative jitter between the two ring oscillators. This jitter represents basically the relative noise of the two oscillator periods. In state of the art approaches, the relative jitter is considered to be a random process with independent realizations. Next, we will verify the validity of this assumption by studying the relationship between the jitter and the electronic noise at transistor level.
A. Parasitic quantum phenomena at transistor level
Several quantum phenomena impact the normal behavior of a transistor. Their impact is usually modeled by an additional current source between the drain and the source (noted i ds ). The noise current generated by these phenomena is characterized by its power spectral density (PSD). In [11] Lundberg described most of these phenomena. In particular, he noted that the noise behavior of bulk CMOS devices is dominated primarily by two noise sources: the thermal noise, which is a non-auto correlated noise, and the flicker noise, which is an autocorrelated noise. In this paper, we will consider the impact of these two types of noise at transistor level on the clock jitter.
The thermal noise current PSD is given as [12] : Where k is the Boltzmann constant, T is the temperature, and g m is the transconductance of the transistor. The flicker noise current PSD is given as follows [13] :
Where f is the Fourier frequency of the noise, α is a constant associated to the crystallography of the silicon, L is the channel length of the transistor, W is its section and I D is the nominal current between the drain and the source. Because parasitic phenomena related to these two noise current sources are independent, we can say that the PSD of i ds is:
We will analyze the process, which converts i ds into the jitter. In particular, we will study how the two noise sources impact the independence of jitter realizations.
B. Definitions and properties 1) Definition:
Let us consider an oscillating signal generated by a classical ring oscillator. Let us describe this signal as follows:
with:
Where P is a 2π-periodic square function, f 0 is the nominal frequency of the ring oscillator and φ(t) is the excess phase caused by electronic noises. Let T = (T (t i )) i be a random process discrete in time (also known as a time series), which describes the time difference between two consecutive rising edges of the oscillator (depicted in Fig. 5 ) and let J = (J(t i ) i ) be the random process representing the period jitter of the signal. J is defined in relation to T by:
Now, we will study the impact of i ds on J and especially on the independence of its realizations.
2) Properties due to the independence of jitter realizations: According to Bienaymé's formula, the variance of the sum of uncorrelated random variables equals the sum of their variances. If random variables J(t i ) are mutually independent, they are uncorrelated and the Bienaymé's formula holds for (J(t i ) i )
As a consequence, the contra-position of this proposition says that if Bienaymé's formula is wrong, then the random variables (J(t i )) i are not independent.
It is the reason why in order to evaluate independence of jitter realizations, it is important to analyze the sum of variances of jitter realizations. However in [2] Allan showed that due to noises that are inversely proportional to the frequency (e.g. flicker noise), the variance of the jitter can not be theoretically calculated. Instead, Allan proposed to compute a 2-sample variance [1] .
Following the same ideas as Allan, we focus on a random process representing the difference of two accumulations of the same number of periods and compute its variance, which is possible even in the presence of the flicker noise.
For this reason, we study the random process (s N (t i )) i , whose realizations are defined as follows:
where
N be the variance of s N . If we assume that the random variable J(t i ) is approximated by
where σ 2 y is the Allan variance [1] . However, because this expression is based on the above mentioned approximation (5), which depends on the process that we wish to fairly characterize (φ), we decided to use another way of evaluating the variance. Using the Bienaymé formula in (4) we can say that if {J(t k )} k=i···i+2N −1 are 2N mutually independent realizations:
Moreover, because the jitter is a stationary process, its variance is σ 2 : ∀j ∈ {0 · · · 2N − 1}, V ar(J(t i+j )) = σ 2 . Consequently:
We can conclude that if 2N consecutive jitter realizations are mutually independent, the accumulated variance is a linear function of N , given by (6).
We will use this property in order to study the independence of jitter realizations. Moreover, by establishing the link between noise currents and σ 2 N we will also understand how they impact the independence of jitter realizations.
C. From noise currents to σ 2 N Let t i and t i+1 be two consecutive rising edges of the oscillator, and like [14] let us write T (t i ): the realization of T between t i and t i+1 using:
By using (7) and (3) in (4), we can write s N as follows:
with ∀k, l ∈ N | k > l,
2 · π · f 0 Then, by applying the Wiener-Khintchine theorem as it is explained in the Appendix 1, we can say that 1 :
where S φ (f ) is the PSD of φ, which is the only unknown quantity in this equation.
By a study of a standard CMOS inverter let us now try to determine its theoretical value.
1) Theoretical value of S φ (f ): During the past 20 years, numerous works such as [15] , [16] and [17] tried to understand how noise currents present in all transistors of an oscillator are transformed into the jitter. Hadjimiri's work [17] is often referenced in this field. He shows that the impact of i ds on φ can be reasonably modeled by a linear time variant system whose impulse sensitivity function is periodic. This model allows us to establish that a sinusoidal noise current whose frequency is ν and whose amplitude is I i will be translated in term of excess phase by a sinusoidal signal whose frequency is f = ν mod f 0 and whose amplitude is (1) is achieved, it is reasonable to say that:
Where b f l and b th are positive constants which fit respectively with the impact of the flicker and thermal noise on the excess phase.
1 By writing this equation, we implicitly assume the average power of s N is bounded 2) Calculation of σ 2 N : By using (10) in (9), we can write:
The calculation of this integral allows us to establish that:
In this expression we define: To verify this result predicted by the theory, we propose to plot the shape of σ 2 N as a function of N with experimental data.
E. Experimental validation
We implemented a differential jitter measurement circuitry depicted in Fig. 6 on the Evariste II benchmark platform featuring Altera Cyclone III FPGA [18] . It is composed of two identical rings oscillators (the same number of inverters in both ROs): Osc 1 and Osc 2 oscillating at a mean frequency of 103MHz. Let Q N i be the number of Osc 1 rising edges during N cycles of Osc 2 counted from time t i as it is presented in Fig. 6 . Thus, we are able to measure the relative jitter between Osc 1 and Osc 2 and we can establish that:
Experimental results are depicted in Fig 7. The results confirm that in the case of our experiment, (11) can be considered as valid. Moreover the non-proportionality of σ 2 N with large values of N highlights that, in this experiment, realizations of the jitter are not independent. r N = 5354 5354 + N We can use this ratio to set a threshold on N in order to reasonably assume that under this threshold, 2N consecutive jitter realizations are mutually independent. For instance, if r N > 95% meaning that 95% of the total noise is due to the thermal noise contribution, we can say that they are almost mutually independent if N < 281.
With technological improvements on transistor shrinking, the flicker noise is expected to dominate further over the thermal noise making the r N ratio decreasing for a given N . The flicker noise domination will further decrease the threshold, below which we can assume with sufficiently high precision that jitter realizations are mutually independent.
This results in a paradox. On one hand, the thermal noise contribution to the jitter will be less significant and will need much longer accumulation time to become measurable. On the other hand, increasing the number of periods will cause that the flicker noise will dominate even more and the measurement of the thermal noise contribution will be very hard to perform.
In the next section, we will show how our multi-level approach could help in measuring the thermal noise contribution to the jitter.
IV. USING THE MULTI-LEVEL APPROACH FOR MEASURING THERMAL NOISE CONTRIBUTION TO THE JITTER

A. Principle
According to (11) and the fit obtained in Fig. 7 with experimental data:
and knowing the frequency f 0 , we can compute b th and b f l . If we are only interested in evaluation of the contribution of the thermal noise, we can say on one hand that
and on the other hand we showed in Section III-B2 that if the period jitter is influenced only by the thermal noise, the jitter realizations are independent and so (6) holds
Thus we have
making the measurement of the thermal noise contribution to the period jitter σ possible and given by:
B. Experimental result
In our experimental setup, we have f 0 = 103MHz and according to the fit in Fig. 7 we have f This gives the ratio (period jitter over the mean period) σ T 0 = σf 0 = 1.6 0 / 00 , which is close to our measurements obtained by other more expensive methods in [19] .
V. CONCLUSION
In this paper, we extended the classical approach of stochastic TRNG modeling by replacing the initial assumptions concerning the raw random analog signal by a model based on the study of transistor level physical phenomena, which serve as the entropy source. The new model shows that former P-TRNG stochastic models were based on assumptions that need important refinements. Unfortunately, these models were used for entropy estimation, which is directly related to the security of the generator, since low entropy bits can be easily predicted. The entropy per bit at the generator output and in consequence also the security was thus much lower than expected.
The main difference between former stochastic models and our new approach comes from the fact that the flicker noise is taken into account in the new extended model. It is interesting to notice that up to now, the presumed independence of successive jitter realizations was explained very simply: many intrinsic noise sources at transistor level contribute to the Gaussian noise that is superposed on the RRAS. This remains to be true. However we've demonstrated that because of the presence of the flicker noise, resulting Gaussian noise makes realizations of the jitter mutually dependent. This dependence was neglected up to now. However, since the flicker noise that is responsible for this dependence is related to the technology (its PSD is the inverse of the square of the channel length), it can be expected that the autocorrelated noise will become more and more important in future, as transistor technologies will continue to shrink.
Besides refinement of existing stochastic models, one of the main results of the paper lies in the fact, that the enhanced model enables to measure very simply and precisely the thermal noise. Since this measurement can be easily embedded in a logic device, it can be used for implementing fast and precise generator-specific statistical test. Such test, required by AIS31, could detect very quickly attacks targeting the entropy source. We plan to implement such a dedicated test in the near future. 
Let us assume that s N is an ergodic wide-sense stationary process, by this way, we can calculate σ 
where < x(t) >:= lim
Assuming that φ is an ergodic wide-sense stationary process, by this way we can say that:
where R φ (τ ) is the autocorrelation function of φ with lag τ . Let us also assume that
This assumption is reasonable because the jitter is always small comparing to the accumulation of N periods. Thus using (13) in (14):
And applying the Wiener-Khintchine theorem on φ, we can rewrite (15): 
